

# Computer organization and Architecture (COA)

Quick Work

Page No.:

Date: 22/7/25

M T W T F S S

Number Date

→ Basic functional Units of a Computer:

Input Unit → Takes input from user.

Memory Unit → Stores data, instructions, and results (RAM, ROM, Hard Drive)

Control Unit → Directs the flow of data and controls operations of other units

Arithmetic Logic Unit (ALU) → Performs all arithmetic and logical operations.


Output Unit → Displays the result (monitor, printer, etc)

Central Processing Unit → The 'brain' of your computer - consists of CU + ALU

→ Generations of Computers

Gen	Time Period	Technology Used	Features.
1st Gen	1940-1956	Vacuum Tubes	Very large, slow, machine language
2nd Gen	1956-1963	Transistors	Smaller, faster, used assembly language
3rd Gen	1964-1971	Integrated Circuits	High-level programming languages used
4th Gen	1971-Present	Microprocessor	Personal comp, graphical user interfaces
5th Gen	Present & Beyond	AI, Robotics, Quantum	Smart computers, voice recognition, robotics.

# Architecture of Computers




- PC - Program Counter
- CIR - Current Instructions Register
- AC - Accumulator
- MAR - Memory Address Register. Register
- MDR - Memory Data Register.

SharkCoders

25/07/25

## Von Neumann Basic Architecture Structure.




This architecture is based on the stored program computer concept. i.e. where the instructions data and program data are stored in the same memory.


- ① CPU (Central Processing Unit) - It is responsible for executing the instructions of the computer program.
- ② Registers - Data needs to be stored in registers before it is processed, they are the high speed storage area.
- MAR - Memory Address Register  
It holds the memory location of the data that needs to be accessed.
- MDR - Memory Data Register  
It holds the data i.e. being transferred to or from memory.
- AC - Accumulator - It is where intermediate arithmetic and logical results are stored.
- PC - Program Counter - It contains the address of the next instruction to be executed.
- CIR - Current Instruction Register - It contains the current register during processing.
- ③ ALU - Arithmetic Logical Unit.  
arithmetic (+, -, ×, ÷)  
logical (AND, OR, NOT, etc).
- ④ CU - Control Unit - It tells how to respond to the program instruction which it has just read and interpreted from the memory unit.
- ⑤ Buses - It is the means by which the data is transmitted from one part of computer to the another part of computer.

⑥ Memory Unit - It consists of RAM, sometime referred to as primary or main memory unlike a hard drive i.e. secondary memory, this memory is fast and is also directly accessible by CPU.

Basic CPU Structure



Functional units of Computer System



## Bus Structure:

### Bus Architecture

Bus structure in computer architecture is a shared set of electrical pathways that connect components such as the CPU, memory, and I/O devices, enabling them to transfer data, addresses, and control signals.

### Key point about bus structure:


- The bus acts as a communication system within the computer, allowing for efficient exchange of information among hardware components.
- Most computer systems use a system bus that consists of three main types of buses:
  - **Data Bus:** Transfers actual data between components; it is typically bidirectional, meaning data can flow both ways. The width of the data bus determines how much data can be transferred at once.
  - **Address Bus:** Carries memory addresses specifying where data is to be read or written. It is unidirectional and its width determines the amount of addressable memory.
  - **Control Bus:** Transmits control signals (such as read/write, interrupt, timing signals) to coordinate operation between CPU and other devices.
- Bus architecture are classified into types such as:
  - **Single Bus Structure:** All components share one common bus, making it simple and cost-effective but with reduced performance and scalability due to possible bottlenecks.

- Multi-Bus (Double Bus) Structure: Multiple buses separate data and instructions transfers, improving performance and reliability but increasing complexity and cost.


Feature	Single Bus Structure	Double Bus Structure
Number of Buses	One shared bus	Two independent buses (data & instruction)
Cost	Low	Higher
Performance	Lower (possible bottlenecks)	Higher




19/08/25

Interconnection networks





① Completely connected networks -






① Crossbar Switch connections 2. Single Stage Interconnect Network



3. Multistage Interconnect Network



# Data Types & Computer Architecture.


- ① Binary - (0 & 1) & base 2
- ② Octal - (0 to 7) base 8
- ③ Hexadecimal - (0 to 9 & A to F) base 16
- ④ Decimal - (0 to 9) base 10.
- ⑤ BCD - Binary coded Decimal.

Decimal	BCD
0	0000
1	0001
2	0010

## ★★ Booth's Algorithm

9/9/25

- Flowchart



	7x3			Operation.	
1)	A 0000	Q <sup>3</sup> Q <sup>2</sup> Q <sup>1</sup> Q <sup>0</sup> 0011	Q <sup>-1</sup> 0	A = A - M A = 0000 + 1001 <hr/> 1001 ASR.	M = 7 = 0111 Q = 3 = 0011 N = 4 Q <sub>0</sub> Q <sub>-1</sub> <hr/> 1 0
	1001	0011	0		M = 1's = 1000 <hr/> + 1 2's = 1001 - M =
2)	1100	1001	1	ASR.	Q <sub>0</sub> Q <sub>-1</sub> <hr/> 1 0
	1100	1001	1		1 1
3)	1110	0100	1	A = A + M A = 1110 + 0111 <hr/> 10101 A	0 1 0 0
	0101	0100	1		
4)	0010	0010	0		
	0010	0010	0		

00010101 = 21

	3x7			Operation	
1)	A 0000	Q 0111	Q <sup>-1</sup> 0	A = A - M 0000 + 1101 <hr/> 1101 ASR.	M = 3 = 0011 Q = 7 = 0111 N = 4 M = 1's = 1100 <hr/> + 1 2's = 1101 - M = 1101
	1101	0111	0		Q <sub>0</sub> Q <sub>-1</sub> <hr/> 1 0
2)	1110	0011	1	ASR	1 1
	1110	0011	1		0 1
3)	1111	0001	1	ASR.	
	1111	0001	1		

4)	1111	0000	1	$A = A + M$
	0000	1000	1	$\begin{array}{r} 1111 \\ + 0011 \\ \hline 10000 \end{array}$
	<del>0000</del>	<del>1000</del>	0	
	0001	0101	0	

$00010101 = 21$

Solve  $2 * 5$

$M = 2 = 0010 \rightarrow 1101$

$N = 4$

$A = 5 = 0101$

$\frac{+1}{1110} = -M$

	A	Q	Q <sub>-1</sub>	Operation	<u>Q<sub>0</sub> Q<sub>-1</sub></u>
1)	0000	0101	0	$A = A - M$	1 0
	1110	0101	0	$\begin{array}{r} 0000 \\ - 1110 \\ \hline 1110 \end{array}$	0 1
	<del>1110</del>	<del>0101</del>	1	ASR	1 0
					0 1

2)	1111	0010	1	$A = A + M$	
	0001	0010	1	$\begin{array}{r} 1111 \\ + 0010 \\ \hline 10001 \end{array}$	
	<del>0001</del>	<del>0010</del>	0		

3)	0000	1001	0	$A = A - M$	
	1110	1001	0	$\begin{array}{r} 0000 \\ - 1110 \\ \hline 1110 \end{array}$	
	<del>1110</del>	<del>1001</del>	1	ASR	

4)	1111	0100	1	$A = A + M$	
	0001	0100	1	$\begin{array}{r} 1111 \\ + 0010 \\ \hline 10001 \end{array}$	
	<del>0001</del>	<del>0100</del>	0		


$10 \rightarrow 00001010$

• Solve  $5 * 2$ .

$M = 5 = 0101$



$Q = 2 = 0010$

$M = 0101 = 1010$   
 $\begin{array}{r} 1010 \\ + 1010 \\ \hline 1011 \end{array}$




	A	Q	Q-1	Operation.	Q <sub>0</sub> Q <sub>-1</sub>
1)	0000	0010	0	ASR.	0 0
	<del>0000</del>	<del>0010</del>	<del>0</del>		1 0
					0 1
					0 0
2)	0000	0001	0	A=A-M	
	1011	0001	0	$\begin{array}{r} 0000 \\ + 1011 \\ \hline 1011 \end{array}$	
	<del>1011</del>	<del>0001</del>	<del>0</del>	ASR.	
3)	1101	1000	1	A=A+M	
	0010	1000	1	$\begin{array}{r} 01101 \\ 0101 \\ \hline 10010 \end{array}$	
	<del>0010</del>	<del>1000</del>	<del>1</del>		
4)	0001	0100	0	ASR	
	<del>0001</del>	<del>0100</del>	<del>0</del>		

10 → 00001010



## Unit. 2

Memory SystemPrimary memory

- 1) ~~Look~~ Lookwise size is small
- 2) Storage capacity is large and fast accessing.
- 3) It stores the program along with the data which are currently being executed.
- 4) It also stores necessary programs of system software

Secondary memory

- Lookwise size is bigger  
 Larger capacity but slower than primary memory  
 It is a permanent storage type used to store data and programs that are not frequently used.  
 It also acts as an overflow memory when the capacity of primary memory is exceeded.

- RAM is a volatile memory (loses data when power down).
- ROM is a non volatile memory (keeps data even after power cut down).

### Static RAM

- 1) Faster and more expensive
- 2) Flip-flops are used to store each <sup>bit</sup> width of data.
- 3) Complex circuitry so more power consumption.
- 4) Speed is faster as it does not require constant refreshing.
- 5) Data will be held in flip-flop as long as power is supplied, so does not need to be refreshed.


### Dynamic RAM

Slower and more affordable stores each bit of data as an electrical charge on a capacitor. Less power consumption in spite of the need of refreshing. Speed is slower as it requires constant refreshing. Capacitors leak charge over time so requires refreshing circuits. Data must be constantly refreshed.

4/10/25

ROM (When computer wants to start that program stores in ROM)  
Read Only Memory

Dia. Rom  
Memory  
Cell




To derive the bit which is in memory cell you have to activate word line.


### Types of ROM.

- 1) PROM (Programmable Read only memory)
  - Programmed by the user
  - Cannot erase once stored (Permanent)
  - Data and instruction cannot be changed.
- 2) EPROM: Erasable Programmable <sup>Read only</sup> Memory
  - It can be reprogram.
  - You cannot erase some portion, You have to erase all data.

- To erase data expose it to UV (Ultraviolet) length.
  - To re-program erase all the previous data.
- 3) **EEPROM** - (Electrically Erasable programmable Readonly memory)
- No UV light need, you can erase some position (only portion can be erased).
  - Data can be erase applying electrical field.  
→ not erasable.
- 4) **ROM** - Mask Read only memory
- It cannot be change
  - It is low cost and highly reliable.
  - ROM chip where data is permanently programme during the manufacturing process using a physical mask and cannot be change later.
  - fast Read speed.
  - Used for fixed and critical data application such as microcontrollers and embedded system. etc.

### - Memory Hierarchy :-





## Types of Memory Hierarchy


Memory Hierarchy is divided into two parts:

1) External  
 External It comprises of magnetic disk, optical disk & magnetic tape. These devices are accessible by the processor through Input/Output module.


2) Internal  
 Internal It comprises of main memory, cache memory & CPU registers. These devices are directly accessible by the processor.

## Characteristics

- 1) Capacity - increases from top to bottom.
- 2) Access Time - increases from top to bottom.  
 Register memory - fastest access, Secondary memory - slowest access.
- 3) Performance.
- 4) Cost per bit - increases from bottom to top.



Small in size, high speed memory located b/w. CPU and main memory. (RAM). It acts as a buffer to bridge the speed gap b/w the fast CPU and slower RAM, improving overall system performance by providing the CPU with quick access to the most commonly needed information.



b) 3-level cache organization.